Switching characteristics of edge and bulk device structures and an unusual backward-scan effect are investigated in SiO x -based resistive memory. Adding external resistance is found to dramatically affect reset voltage, providing insight into the unique unipolar operation. Non-edge, bulk SiO x -based devices allow flexibility in the fabrication process and hydrogen incorporation improves electroforming and device yield. A backward-scan phenomenon is examined by investigating the DC and AC pulse responses, which defines requirements for ON and OFF programming duration. Circuit-level simulation using a Verilog-A model aids device characterization and programming strategy development for future nonvolatile memory applications. V C 2013 AIP Publishing LLC.
Resistive random access memory (ReRAM) has drawn much interest recently as a promising candidate for next generation nonvolatile memory due to its potential scalability beyond 10 nm feature size using a crossbar structure, fast switching speed, low operating power, and good reliability as compared with flash memory. 1 A simple process compatible with conventional CMOS fabrication, multi-layer compositional engineering, good electrical stability (6-sigma), and high yield (100%) are critical requirements for ReRAM commercialization. Silicon oxide (SiO x ) has long been used as gate dielectrics for metal-oxide-semiconductor field-effect transistors. In addition to its excellent insulating properties, SiO x -based resistive switching phenomena have recently been demonstrated in vacuum and atmosphere ambient. [2] [3] [4] [5] [6] Several "extrinsic" SiO x -based resistive switching behaviors have been reported, [4] [5] [6] which may result from doping-induced filament formation during the fabrication process or highly diffusive, stacked electrode structures, but the "intrinsic" switching mechanisms are still not well understood. ReRAM devices using SiO x as the active switching medium have unusual electrical characteristics where resistive switching only occurs in non-oxidizing ambient and a unique unipolar operation with reset voltage typically being larger in magnitude than set voltage. 7, 8 Current increases with temperature and is fairly independent of device area and a-SiO 2 thickness, 7 indicating that switching occurs in a localized region along a conductive filament. Device structures typically incorporate an etched sidewall to increase electroforming yield. 2, 3 In this work, the unique unipolar operation of SiO x -based ReRAM has been investigated by controlling the external resistance using a series transistor (1T) and monitoring resistive switching characteristics. A non-edge SiO x device demonstrates that resistive switching can occur in bulk SiO x materials and provides additional fabrication flexibility. Thermal anneal of bulk devices improves device performance by hydrogen incorporation. An unusual backward-scan effect, which means a state is determined by the duration of the reverse sweep in switching process, is examined by DC and AC pulse measurements, which quantifies the requirements for programming duration during the reset process. The switching behavior of the backward-scan effect is incorporated into Verilog-A simulations to characterize integration strategies for future circuit-level applications.
The SiO x -based ReRAM devices are compatible with many different electrode materials. 9, 10 Figs. 1(a) and 1(b) show scanning electron microscopy (SEM) cross-section and tilted-view images of a metal-insulator-metal (MIM) edge-device architecture fabricated at Tronics MEMS Inc. The planarized TiW metal (M1) electrode is formed by first depositing 1 lm SiO 2 and 100 nm Si 3 N 4 as a polish-stop layer onto Si substrate using low-pressure chemical vapor deposition (LPCVD), etching 350 nm-deep trenches into the dielectric stack using photolithography and reactive ion etch (RIE), sputter depositing TiW, and using chemical mechanical planarization (CMP). A 60 nm-thick SiO x layer was deposited using plasma-enhanced chemical vapor deposition (PECVD) with SiH 4 /N 2 O/N 2 /NH 3 chemistry, followed by a 350 C densification anneal in N 2 for 30 min. Via openings in the SiO x layer were patterned using photolithography and buffered oxide etch (BOE). A top metal (M2) electrode comprised of 120 nm of TiW and 900 nm of Al was sputter-deposited, patterned, and etched using standard Al and TiW wet etchants. A fourth photolithography module formed a SiO x sidewall in some regions where M2 overlaps M1. The planarized TiW M1 and top TiW/Al M2 electrodes terminate at probe pads for electrical test using an Agilent B1500A semiconductor device analyzer and a Lake Shore Cryotronics vacuum probe chamber at <1 mTorr. To characterize resistive switching, critical switching parameters were extracted for multiple samples-"Set Current/Reset Current (I set )/(I reset )" and "Set shows averaged I-V curves of 10 switching cycles for an MIM device without (1R) and with a series external transistor (w/1T). For the 1R configuration, voltage was applied to the top electrode with bottom electrode at ground; for w/1T configuration, the 1R device is connected to the 1T drain with voltage sweep on the top electrode and a constant gate bias (2.4 V in this case) to control the channel resistance (source and body are grounded). The compliance current limit was set to 1 mA during each 4 V forward/reverse sweep used to program the device to the LRS. Unipolar switching is observed for both cases, but V reset in the 1R case is smaller than in the external 1T-1R configuration. By sweeping the voltage to 8 V, the current begins to decrease at V reset and the device is programmed into a HRS. During the subsequent 4 V forward/reverse sweep, the current increases suddenly at V set and sets the device to a LRS. The HRS/LRS resistance ratios for both cases are at least 10 3 at 0.2 V. Before switching cycle measurements, a one-time electroforming process is performed, where leakage current fluctuations to 1 lA are observed with increasing bias. The electroforming process is completed during the backward voltage sweep from forming voltage (about 15 V-18 V with 84% device yield) to 0 V, resulting in a LRS (discussed further below). In the inset of Fig. 1(c) , switching voltage parameters V reset and V set are examined in detail by varying gate voltage V g to control the channel resistance of the external transistor. The mean value and standard deviation of V reset increase with channel resistance, from 2.31 V to 3.74 V and from 0.11 to 0.78, respectively. V set is independent of V g . In our previous reports, 7-10 V reset was always larger than V set , which may have resulted from high contact or interfacial resistance resulting from the choice of electrode material. Metal filament formation, for example a filament resulting from metal atoms diffusing into the SiO x layer, 11, 12 can be ruled-out in this case since the I-V response maintains the characteristic response for SiO x materials and since switching only occurs in non-oxidizing ambient. 8 Figs. 2(a) and 2(b) show SEM cross-sectional and tilted-view images of a metal-insulator-semiconductor (MIS) device without an etched sidewall in the SiO x layer that is typically used to enhance electroformation. 2, 3 The simple, capacitor-like MIS device structure is described in previous reports. [7] [8] [9] [10] In addition to the absence of a sidewall (resulting in the so-called "bulk" device, specifically shown in Fig. 2(b) ), the only other fabrication difference is that the top TaN electrode was deposited using a lift-off process so that there was no plasma-induced damage or etching of the SiO x layer (as for an "edge" device). Fig. 2(c) shows I-V characteristics for 50 switching cycles in a bulk device. No compliance current limit was used during the 4 V forward/reverse sweeps. The HRS/LRS resistance ratio at 0.2 V is reduced to only one order of magnitude for these programming conditions, much lower as compared with the TiW device ( Fig. 1(c) ). The TaN bulk device electroforming voltage (
C/2 min were also examined (Fig. 2(c) inset) . The electroforming voltage and device yield of bulk devices are improved by incorporating hydrogen or deuterium into the SiO x layer, as reported previously for edge devices, 13 although the reduction in electroforming voltage was not as dramatic for the bulk devices. Successful electroformation and switching in the bulk device demonstrate that etching a sidewall into the SiO x layer is not required, and that reversible switching can also occur in bulk SiO x regions. In addition, doping with hydrogen or deuterium reduces formation energy and produces more stable filaments without a large change in switching parameters, but may result in a lower HRS/LRS resistance ratio. 14, 15 Another unusual electrical characteristic of SiO x -based ReRAM (regardless of an edge or bulk structure) is the backward-scan effect where the duration of the reverse sweep during electroforming or reset determines whether a state change occurs, as illustrated by the DC and AC pulse response in Figs. 3(a) and 3(b), respectively. As mentioned above, during the forward sweep in the electroforming process, current fluctuations occur at about 1 lA followed by a backward sweep that forms a switchable filament, even if the electroforming process is momentarily stopped (see step 1 to step 3 in Fig. 3(a) where the backward sweep was stopped at 8 V in the electroforming process, the state was checked at 1 V followed by a set process). The backward-scan effect can also be observed in the reset process, where the device changes from HRS to LRS if the backward scan is done slowly (step 4 in Fig. 3(a) ). The dependence of the backward-scan effect on AC pulse falling time as a function of temperature is shown in Fig. 3(b) . The set voltage in all cases is fixed at 4 V DC with 1 mA compliance current limit to get a repeatable LRS prior to reset pulse. The 8 V AC pulse used for the reset process has a fixed rising time of 10 ns and pulse width of 100 ls but different falling times were used. At room temperature (RT) devices are reset to the HRS for falling times less than 4 ls, but for longer falling times device reset fails and the device remains in the LRS. As temperature is decreased, the transition point in falling time increases from 4 ls to 100 ls (RT to 250 K). Based on the above discussion, SiO x -based ReRAM devices have the following properties that are typically not observed in conventional filament models: 16 (1) Switching requires a non-oxidizing ambient; (2) unipolar operation with tunable reset transition voltage ( Fig. 1(c) ); and (3) a temperature-dependent backward-scan effect. Recently, we have proposed a resistive switching model involving the transformation between a hydrogen bridge (Si-H-Si) defect in the LRS and a hydrogen doublet (Si-H) 2 defect in the HRS driven by proton (H þ ) transfer. 17 Passivation by H is thought to stabilize device state at low applied voltage (<2 V) in air, but when H-passivation is lost during a switching event, O 2 can disable switching. 8 In this model, electron de-trapping from (Si-H) 2 initiates H þ emission to form Si-H-Si during the set process. This may explain the temperature dependence of the backward scan effect. This is since electron de-trapping rate is expected to increase as temperature increases, the set transition occurs at shorter falling times at RT as compared to lower temperatures ( Fig.  3(b) ). The reset switching process may be driven either by Joule heat or an electrochemical reaction. Additional investigation into reversible switching is ongoing and will be described in future reports.
A Verilog-A model was developed in order to incorporate the backward-scan effect and resistive switching behaviors into circuit-level simulations (Fig. 4) . Three voltage thresholds are used to define the device-programming window: Set, Upper Set, and Reset, as shown in Fig. 4(a) . The LRS programming window (ON) is defined as the voltage range from Set threshold to Upper Set threshold, while the HRS programming window (OFF) is the voltage range greater than the Reset threshold. Once the applied voltage across the device enters a programming window, a state change may occur depending on how long the voltage remains in the programming window. Device measurements using fast and slow voltage sweeps (Fig. 3(b) ) are used to determine the required duration for state transition. Fig. 4(b) explains the method used in the Verilog-A model to determine whether the programming time is able to switch the device. The backward-scan effect occurs when the reverse voltage sweep is too slow so that the device switches from OFF to ON. This is implemented by using digital timing (Fig. 4(b) ). When the voltage enters the ON programming window, digital signal crossed_on goes from 0 to 1, and when it leaves the ON window the crossed_on signal goes back from 1 to 0. The timing for digital signal vcrosson is delayed from the crossed_on signal by a fixed amount. The fixed delay is a user-defined parameter in the model to accommodate devices that may have different switching speeds. If the voltage leaves the ON programming window and the two digital signals are both 1, the device will switch from OFF to ON (backward-scan effect), whereas if vcrosson is still 0 the device switches OFF. , where R is device resistance and G m and B m are variables that can be extracted for a number of different device states (m), with m ¼ 1, 2, and 3 describing the initial, ON (low-resistive) and OFF (high-resistive) states, respectively. The backward-scan effect is simulated by applying a periodic 8 V triangular voltage signal, as shown in the bottom of Fig. 4(c) . Both the rising and falling time of the triangular voltage waveform are 80 ls, which allows the voltage to remain in the ON and OFF programming windows much longer than the device switching speed. As shown by the current and resistance plots in Fig. 4(c) , the device initially switches from OFF to ON during the leading edge of the first triangular sweep, and then begins to turn OFF when the voltage rises above the Reset threshold. However, since the falling edge of the sweep is too slow, the device turns back ON and subsequent sweeps are unable to turn the device OFF, thus demonstrating the backward-scan effect. As a result, during the reset process it is very important to control the falling time of AC signals to avoid the backward-scan effect and achieve device reset.
In conclusion, the effects of adding external series resistance, the use of bulk device architecture, and the backward-scan effect were investigated in SiO x -based ReRAM. Reset voltage in a 1T-1R configuration is larger than in a 1R structure, and approaches the set voltage as series resistance is reduced. Non-edge, bulk SiO x -based devices fabricated using a lift-off process provide further insight into resistive switching mechanisms and show improved device performance by hydrogen or deuterium incorporation, although some degradation of resistance ratio was observed in the bulk device as compared to edge devices. Moreover, the backward-scan effect was examined in detail by controlling the falling time of AC pulses, where it was found that reset voltage falling times longer than 1 ls can result in the inability to reset the device to a HRS. Circuit-level simulations using a Verilog-A behavioral model were used to investigate device-programming strategies for future nonvolatile memory applications. 
